Search SciPol

Brought to you by
June 5, 2017

Nanosheets: IBM’s Path to 5-Nanometer Transistors

  • Industry
  • Science
  • Nanotechnology

IEEE Spectrum – Researchers at IBM believe the future of the transistor is in stacked nanosheets. After a decade of research, most recently in partnership with Samsung and Global Foundries, the company will describe 5-nanometer node test chips based on these transistors today at the Symposium on VLSI Technology and Circuits in Kyoto.

Today’s state-of-the-art transistor is the finFET, named for the fin-like ridges of current-carrying silicon that project from the chip’s surface. The silicon fins are surrounded on their three exposed sides by a structure called the gate. The gate switches the flow of current on, and prevents electrons from leaking out when the transistor is off. This design is expected to last from this year’s bleeding-edge process technology, the “10-nanometer” node, through the next node, 7 nanometers. But any smaller, and these transistors will become difficult to switch off: electrons will leak out, even with the three-sided gates.

So the semiconductor industry has been working on alternatives for the upcoming 5 nanometer node. One popular idea is to use lateral silicon nanowires that are completely surrounded by the gate, preventing electron leaks and saving power. This design is called “gate all around.” IBM’s new design is a variation on this. In their test chips, each transistor is made up of three stacked horizontal sheets of silicon, each only a few nanometers thick and completely surrounded by a gate.

Read more at IEEE Spectrum.

Image Citation 

IBM